

WHAT IS CLAIMED IS:

Sub
B3

1 1. A data processing system comprising:
2 a memory comprising a plurality of memory locations;
3 and
4 a central processing unit core comprising at least one
5 register file with a plurality of registers, said core
6 connected to said memory for loading data from and storing
7 data to said memory locations, said core responsive to a
8 load instruction to retrieve at least one data word from
9 said memory and parse said at least one data word over
10 selected parts of at least two data registers in said at
11 least one register file, wherein the number of said at least
12 two data registers is greater than the number of said at
13 least one data word.

1 2. The data processing system of claim 1 wherein said
2 load instruction selects sign or zero extend for the parsed
3 data in said at least two data registers.

1 3. The data processing system of claim 1 wherein said
2 parse comprises unpacking the lower and higher half-words of
3 each at least one data word into a pair of data registers.

1 4. The data processing system of claim 3 wherein said
2 at least one data word is two data words, and said parse
3 comprises unpacking the lower and higher half-words of each
4 of said two data words into corresponding pairs of data
5 registers.

1 5. The data processing system of claim 4 wherein said
2 unpacking of ~~said~~ lower and higher half-words of said data
3 words is interleaved.

B3 1 6. The data processing system of claim 5 wherein said
2 at least one register file is two register files, and one
3 pair of said corresponding pairs of data registers is
4 located in one register file and the other pair is located
5 in the other register file.

1 7. The data processing system of claim 1 wherein said
2 parse comprises unpacking the bytes of each at least one
3 data word into the lower and higher half-words of each of a
4 pair of data registers.

1 8. The data processing system of claim 7 wherein said
2 at least one data word is two data words, and said parse
3 comprises unpacking eight bytes from said two data words
4 into corresponding pairs of data registers.

1 9. The data processing system of claim 8 wherein said
2 unpacking of said bytes of said data words is interleaved.

1 10. The data processing system of claim 9 wherein said
2 at least one register file is two register files, and one
3 pair of said corresponding pairs of data registers is
4 located in one register file and the other pair is located
5 in the other register file.

1 11. The data processing system of claim 7 wherein said
2 at least one register file is two register files, and said

0687-40-103300

1 12. The data processing system of claim 7 wherein said
2 at least one register file is two register files, one of
3 said pair of data registers is located in one register file
4 and the other is located in the other register file, and
5 each of said pair of data registers has the same relative
6 register number.

2 a memory comprising a plurality of memory locations;
3 and

4 a central processing unit core comprising at least one
5 register file with a plurality of registers, said core
6 connected to said memory for loading data from and storing
7 data to said memory locations, said core responsive to a
8 store instruction to concatenate data from selected parts of
9 at least two data registers into at least one data word and
10 save said at least one data word to said memory, wherein the
11 number of said at least two data registers is greater than
12 the number of said at least one data word.

~~data~~
~~ompr~~

- 44 -

1 16. The data processing system of claim 14 wherein
2 said at least one register file is two register files, one
3 of said two data registers is located in one register file
4 and the other is located in the other register file, and
5 each of said two data registers has the same relative
6 register number.

1 17. The data processing system of claim 13 wherein
2 said at least two data registers are four data registers,
3 said at least one data word is two data words, and said
4 concatenate comprises packing the lower half-words of said
5 four data registers into the lower and higher half-words of
6 each of said two data words.

1 18. The data processing system of claim 17 wherein
2 said at least one register file is two register files, and
3 said four data registers are even/odd register pairs in each
4 register file with the same relative starting register
5 number.

1 19. The data processing system of claim 13 wherein
2 said at least two data registers are two data registers, and
3 said concatenate packs the lower bytes of the lower and
4 higher half-words of each of said two data registers into
5 said at least one data word.

1 20. The data processing system of claim 13 wherein
2 said at least two data registers are four data registers,
3 said at least one data word is two data words, and said
4 concatenate packs the lower bytes of the lower and higher
5 half-words of each of said four data registers into said two
6 data words.

Add
B3